Tests TTL, and CMOS Displays pulse presence and logic states Memory mode "freezes" pulse display Catches pulses to 30ns or pulse trains to 20MHz 1 Minput impedance
Description
Tests TTL, and CMOS Displays pulse presence and logic states Memory mode "freezes" pulse display Catches pulses to 30ns or pulse trains to 20MHz 1 Minput impedance